SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary Data at Q Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description


These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable (\overline{EN}) input is low. Data can be read back onto the data inputs by taking the read (\overline{RD}) input low, in addition to having \overline{EN} low. When \overline{EN} is high, both the read-back and write modes are disabled. Transitions on \overline{EN} should only be made with CLK high to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity (T/\overline{C}) input. When T/\overline{C} is high, Q is the same as is stored in the flip-flops. When T/\overline{C} is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable (\overline{OE}) input high. \overline{OE} does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear ($\overline{\text{CLR}}$) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

SN54ALS996 . . . JT PACKAGE SN74ALS996 . . . DW OR NT PACKAGE (TOP VIEW)



SN54ALS996 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.


The SN54ALS996 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)




Pin numbers shown are for the DW, JT, and NT packages.



timing diagram

 $(T/\overline{C} = H)$ \overline{CLR}



[†] This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I (OE, RD, EN, CLK, CLR, and T/C)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range, T _A : SN54ALS996	−55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

recommended operating conditions

			SN	SN54ALS996			SN74ALS996			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
		All inputs				2				
VIH	High-level input voltage	All inputs except OE, RD	2						V	
		OE, RD	2.2							
VIL	Low-level input voltage				8.0			0.8	V	
1	High level output ourrent	Q			-1			-2.6	mA	
ЮН	High-level output current	D			-0.4			-0.4	mA	
		Q			12			24		
IOL	Low-level output current	l Q						48†	mA	
		D	Π		8			8	<u> </u>	
f _{clock}	Clock frequency		0		35	0		35	MHZ	
		CLR low	10			10				
t _W	Pulse duration	CLK low	14.5			14.5			ns	
		CLK high	14.5			14.5				
		Data before CLK↑	15			15				
	Sotup time	EN low before CLK↑	10			10			20	
t _{su}	Setup time	CLK high before EN↑‡	15			15			ns	
		CLR high (inactive) before CLK↑	10			10				
		Data after CLK↑	1			0				
t _h	Hold time	time EN low after CLK↑				5			ns	
		RD high after CLK↑§	5			5				
TA	Operating free-air temperatur	e	-55		125	0		70	°C	

[†] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V ‡ This setup time ensures that EN will not false clock the data register. § This hold time ensures that there will be no conflict on the input data bus.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			54ALS9	96	SN	96		
P#	ARAWETER	lesi co	DNDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
	All outputs	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		
Vон		V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.2					V
	Q	VCC = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2		
	D	V _{CC} = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4				
		VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
VOL			I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
	Q	V _{CC} = 4.5 V	I _{OL} = 24 mA					0.35	0.5	
			I _{OL} = 48 mA [‡]					0.35	0.5	
lozh	Q	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μΑ
lozL	Q	V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ
1.	D inputs	V 55V	V _I = 5.5 V			0.1			0.1	mA
l _l	All others	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	mA
	D inputs§	V FFV	V. 27V			20			20	^
¹IH	All others	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
	D inputs§	V 55V	V: 0.4.V			-0.1			-0.1	Λ
ll l	All others	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
IO¶	-	<u>VCC</u> = 5.5 V, CLR = 2.5 V	V _O = 2.25 V	-20		-112	-30		-112	mA
Icc			Outputs high		35	55		35	55	
		$\frac{\text{V}_{\text{CC}} = 5.5 \text{ V}}{\text{EN, RD low}}$	Outputs low		55	85		55	85	mA
		LIN, IND IOW	Outputs disabled		42	65		42	65	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $[\]ddagger$ Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V

 $[\]S$ For I/O ports (QA thru QH), the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM	TO	V _C C _L T _A	UNIT			
	(INPUT)	(OUTPUT)	SN54A	LS996	SN74A		
			MIN	MAX	MIN	MAX	
fmax			35		35		MHz
^t PLH	_CLK	0	5	30	5	28	ns
t _{PHL}	$(T/\overline{C} = H \text{ or } L)$	Q	5	24	5	28	ns
t _{PLH}	$\overline{\text{CLR}} (T/\overline{\text{C}} = \text{L})$		5	27	7	27	ns
t _{PHL}	CLR (T/C = H)	Q	5	23	7	23	115
^t PLH	T/ C	_	4	23	5	23	ns
t _{PHL}	1/0	Q	5	23	5	23	113
t _{PHL}	CLR	D	5	30	8	30	ns
t _{en} ‡	RD		2	18	3	16	ns
t _{dis} §	עא	D	1	19	3	19	115
t _{en} ‡	EN	6	2	17	3	16	ns
t _{dis} §	EN	D	1	19	3	19	115
t _{en} ‡	ŌĒ	Q	2	15	4	15	ns
t _{dis} §	OE .	ζ	1	11	1	10	115


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ ten = tpzH or tpzL

§ t_{dis} = tpHz or tpLz

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

PROPAGATION DELAY TIMES

- B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = $t_{\bar{\Gamma}}$ = 2 ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
5962-89945013A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
5962-8994501LA	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ALS996-1DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996-1DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996-1DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996-1DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74ALS996-1NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS996-1NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS996DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS996NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS996NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SN74ALS996NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54ALS996FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ALS996JT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ALS996W	OBSOLETE	CFP	W	24		TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

18-Sep-2008


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS996DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1





*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74ALS996DWR	SOIC	DW	24	2000	346.0	346.0	41.0

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



W (R-GDFP-F24)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - E. Index point is provided on cap for terminal identification only.



JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated